<< Previous Message Main Index Next Message >>
<< Previous Message in Thread This Month Next Message in Thread >>
Date   : Wed, 05 Apr 1989 22:26:21 GMT
From   : tank!eecae!cps3xx!usenet@handies.ucar.edu (Usenet file owner)
Subject: New processor rumour

In article <2259@sigma.UUCP> bill@sigma.UUCP (William Swan) writes:
>Z280:      ("Preliminary Product Specification")
>   20 MHz CMOS pipelined Z80 superset with MMU addressing up to 16
>   Mbytes, 3 16-bit counter-timers, 4 DMA channels, full-duplex UART,
>   on-chip 256-byte instruction and data associative cache, co- and
>   multi-processor support, etc. No mention of multiply/divide...

My copy of the preliminary BOOK for the Z280 shows all sorts of
Multiply and divide instructions.  Zilog decided to define a plethora of
new data types for this processor, so for each type there exists a mult/
divide instruction.  

I agree, I won't believe it untill _I_ see it either!

<< Previous Message Main Index Next Message >>
<< Previous Message in Thread This Month Next Message in Thread >>