Date   : Thu, 24 Jul 2008 16:18:41 +0100
From   : Charlie.Robson@... (Charlie.Robson@...)
Subject: EEPROM writing in SW rom bank?

Fragula <fragula@...> wrote on 24/07/2008 15:50:35:

> Hi Charlie!
> 
> >>Try pin 8 of IC77, which is a more 'correct' (i.e. actual)
> >>write strobe.
> >>
> >>That's the pin I'm using. Unfortunately I just lost the use
> >>of a 'scope. I'll apply my parallel-port logic analyser to
> >>some pins later, though I don't think it has the resolution
> >>to show anything up.
> >> 
> I had to stick the write (active low btw!) line from the CPU through two
> stages of a 7404 (if that's the old bipolar quad NOT, and my memory is
> working) when writing to 6264/62256 SRAMs.
> 
> >>But from the sounds of it, at least by implication, this
> >>should work?
> >> 
> Not familar with your flash.. Direction and state of the write input? It
> sounds like a job for a timing diagram.
> 

The WE is active low, as are /OE and /CE.

As for timing diagrams - indeed. I have these are in the datasheet, all I
need now is a capable logic analyser :)

C

Sophos Plc, The Pentagon, Abingdon Science Park, Abingdon,
OX14 3YP, United Kingdom.

Company Reg No 2096520. VAT Reg No GB 348 3873 20.